

09/682,070
Missel
07/17/2001




Fig 1
Single Node Hardware Architecture

09/682,070
M. Szel
07/17/2001




Fig 2
Data Flow In Microcontroller

09/682,070
Messel
07/12/2001




Fig 3
Architecture of Data Storage Unit

09/682,670
Missed
07/17/2001




Fig 4
Header Fields

09/632,070
 Messel
 07/17/2001




Fig 3

Message Transmission in a Multi-Hop Network

09/622,070
 Model
 07/17/2001




Fig 6
 Request Response Algorithm